USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; entity suo_xian is port ( clk_out:in错误是：Else Clause following a Clock edge must hold the state of signal “ge2”

USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; entity suo_xian is port ( clk_out:in
错误是：Else Clause following a Clock edge must hold the state of signal “ge2”

我爱你

????i can't understand